设为首页 加入收藏
 
 
   行业新闻
   培训信息
   政策法规
你现在的位置是:首页 >> 行业资讯 >> 培训信息
3月19-21日 IC Compiler Block-Level Implementation培训
  发布时间:2019-3-11

日期:2019319-21日(3天) 

时间:9:3017:00

地点:珠海市哈工大路1号新经济资源开发港博士楼B101

         珠海南方集成电路设计服务中心 培训室

学习环境:LINUX工作站               

师资:Synopsys资深工程师         

人数:限20人,额满即止

费用:培训服务费(免费)

报名方式:请填写报名回执回传至0756-3398103或邮件至liyi@zhsic.org

报名截止时间:2019314

联系人: 李 毅

TEL07563398132     FAX07563398103           E-mailliyi@zhsic.org

3月19-21日ICC1报名回执.doc 

3月19-21日ICC1课程内容.pdf

Overview

In this hands-on workshop, you will learn to use IC Compiler to perform placement, clock tree synthesis (CTS), routing, and design-for-manufacturability (DFM) on non-UPF block-level designs with an existing floorplan. The covered flows are aimed at achieving design closure for designs with moderate congestion, and multi-corner multi-mode (MCMM) timing and power challenges.

Day 1: introduces the GUI, then covers data setup for concurrent MCMM optimization, including on-chip variation (OCV) effects, followed by a high-level overview of floorplanning.

Day 2: The Placement Unit covers; control setup, placement with recommended optimizations, and incremental post-placement optimization. The CTS Unit covers; control setup, clock tree synthesis, post-CTS optimizations, and clock tree analysis.

Day 3: The Routing Unit covers; control setup, clock and signal routing, post-route optimization, DRC fixing, and functional ECOs. The workshop concludes with DFM and data generation for final validation.

The workshop is based on Synopsys' Reference Methodology (RM) flow. Every lecture is accompanied by a comprehensive hands-on lab.

Objectives

At the end of this workshop you should be able to use IC Compiler to:

l  Use the GUI to analyze the layout during the various design phases

l  Perform and debug data setup to create an initial design cell which is ready for design planning and placement; This includes loading required files and libraries, creating a Milkyway design library, and applying common timing and optimization controls

l  Create scenarios for concurrent MCMM optimization during placement, CTS, and routing

l  Account for on-chip variation during timing analysis and optimization

l  Apply timing and optimization controls which apply to the entire P&R flow

l  Describe some key block-level floorplanning steps

l  Perform pre-placement control setup and checks

l  Perform setup for integrated clock-gating (ICG) cell optimization

l  Perform concurrent MCMM standard cell placement and related optimizations to minimize timing violations, congestion, and power; Includes magnet placement, inserting spare cells, creating move bounds, and placement-aware clock gating

l  Perform incremental post-placement optimizations to improve congestion and timing

l  Analyze congestion maps and timing reports

l  Apply pre-CTS setup steps to define CTS scenarios, constraints/targets, controls and NDR rules

l  Execute the recommend clock tree synthesis and optimization flow to build a skew-balanced clock tree network

l  Perform post-CTS logic optimization, including hold time fixing

l  Invoke incremental CTS and logic optimization techniques as needed

 

l  Analyze clock tree and timing results post-CTS

l  Perform routing setup to control DRC fixing, delay calculation, via optimization, antenna fixing, and crosstalk reduction

l  Route the clock nets

l  Route the signal nets and perform post-route optimization

l  Analyze and fix physical DRC violations, using IC Validator from within IC Compiler

l  Perform functional ECOs

l  Execute design-for-manufacturability steps to improve yield and reliability, including diode insertion, filler cell insertion, incremental via optimization, and signoff metal filling using IC Validator

l  Generate output files required for final validation/verification

l  Convert the completed block-level design into a soft macro

 

Audience Profile

ASIC, back-end, or layout designers who will be using IC Compiler to perform placement, CTS, and routing on block-level designs

Prerequisites

While prior knowledge of IC Compiler is not needed, knowledge of general (non-tool specific) standard cell-based placement, CTS, and routing concepts and terms is helpful. An understanding of basic digital ASIC design concepts is assumed, including:

l  Combinational and sequential logic functionality

l  Setup and hold timing

 

Must be able to use a text editor (vi, vim, emacs) in a UNIX environment.

Course Outline

Day 1

 Workshop Introduction & GUI (Lecture + Lab + Optional Lab)

 MCMM Data Setup (Lecture + Lab)

 Overview of Floorplanning (Lecture)

 

Day 2

 Overview of Floorplanning (Lab)

 Placement (Lecture + Lab)

 Clock Tree Synthesis (Lecture)

 

Day 3

 Clock Tree Synthesis (Lecture + Lab)

 Routing (Lecture + Lab)

 

 

 Design for Manufacturability (Lecture + Optional Lab)

 Customer Support (Lecture) 


    共分: 1

上一篇   下一篇  【返回新闻列表
 
链接:
版权所有 珠海南方集成电路设计服务中心 邮箱:zhicc@zhsic.org 电话:0756-3398101 粤ICP备06023707 粤公网安备44049102496143号